Abstract -The following dissertation has the aim to investigate this multilevel topology, starting from the basis. The modeling methodology for this converter which is harmonic elimination control will be analyzed.
I. INTRODUCTION
Cascade multilevel inverter (CMLI) is more recent and popular type of power electronic converter that synthesizes a desired output voltage from several levels of dc voltages as inputs. If sufficient number of dc sources is used, a nearly sinusoidal voltage waveform can be synthesized. CMLI offers several advantages such as, its capabilities to operate at high voltage with lower dv/dt per switching, high efficiency and low electromagnetic interference [EMI] . CMLI is one of the most important topology in the family of multilevel and multi pulse inverters. It requires least number of components with compare to diode-clamped and flying capacitors type multilevel inverters and no specially designed transformer is needed as compared to multi pulse inverter. It has modular structure with simple switching strategy and occupies less space [1] , [3] . A complete analysis for an 11-levels inverter using 5 Hbridges per phase then 3 H-bridges in series is presented. It is focused on a general design principle of a uniform step 11 levels converters; with K series-connected full bridges inverters per phase. A new design terminology is proposed and analytical relationships are established. possible cell output levels are exploited. While there are Simulation results shown the reliability of the design approach suggested.
II. SURVEY OF CASCADED H-BRIDGE ASYMMETRICAL TOPOLOGIES

II.1. Cascaded H-bridge multi levels concept
To overcome the limitations linked to the maximum voltage blocking capability of existing power semiconductor devices and to provide a large number of output levels without increasing the number of converters, asymmetrical 11-levels converters (A11LC) can be used [3, 4] . The investigated topology is shown in fig.1 Fig.1 lets understand the operating principle of the modules composing the leg of a generic n-levels converter. In this kind of multi levels converter, all the no limitations on the level of diode-clamped or flyingcapacitor inverter, which can be even or odd, cascaded Hbridge can have only odd numbers of levels; indeed the first cell gives three levels whereas the others always add two levels more. So Fig.1 permits to put symmetrical versus asymmetrical multi levels converter (AMLC). As shown in fig.1 (a) the SMLC is defined by the fact that all feeding partial DC-voltages sources (DCVS) are equivalent, have the same value and are series connected. In practice there are no such limits, and then the DCVS can be different. The DCVS are proposed at fig.1 (b) to be chosen according to a geometric progression with a factor of 2. Fig.1 (b) proposes to use GTO switches for the large cell and IGBT switches for the small one. This latter solution is known as AMLC. Choosing the same input voltage [ fig.1 (a) ] for each inverter allows obtaining the maximum output voltage with the minimum number of cells and given switches. Choosing different input voltages [ fig.1 (b) ] for each cell allows obtaining the maximum output resolution with the minimum number of cells. This distinction clearly shows two different fields of applications, high voltage inverters and high resolution inverters, which correspond respectively to symmetrical and asymmetrical multi levels inverters. Of course, if a higher resolution for a high voltage inverter is needed, it is possible to combine the two techniques.
II.2. Multi levels cascaded H-bridge asymmetrical inverter performance
Asymmetric multi levels converters (AMC) can optimize the number of output levels (any odd number from 2K+1 to 3K), by using H-bridges scaled in power of three, without increasing the number of converters. The corresponding "Asymmetrical" topology provides more flexibility to the designer. The shortcoming of this topology is that the H-bridges are not interchangeable and then, under certain faulty conditions, the converter cannot operate. The AMC go one step ahead with DCVS varying in binary fashion, which gives an exponential increase in the number of levels. For 'n' such cascaded inverters, with DC voltage levels varying in binary fashion, 2n+1 distinct voltage levels may be achieved. The DCVS supplying partial inverters are supposed to be rationally unbalanced.
AMC are a viable solution to increase the power with a relatively low stress on the components and with simple control systems. Moreover, they present several other advantages. First of all, they generate better output waveforms with a lower dv/dt than the standard converters. Then, AMC increase the power quality due crenels or impulses by alternation. Whether odd or even number, C is represents also the number of angles of to the great number of levels of the output voltage: in this way, the AC side filter can be reduced, decreasing its costs and losses. Furthermore, AMC can operate with a lower switching frequency than 2-level converters, so the electromagnetic emissions they generate are weaker, making less severe to comply with the standards. Furthermore AMC can be directly connected to high voltage sources without using transformers; this means a reduction of implementation and costs.
III. H-BRIDGE ASYMMETRICAL 11-LEVELS OPTIMIZATION
In general, the Fourier series expansion of the staircase output voltage waveform is as shown in Fig.2 . A reference function is quantified by a discrete voltage waveform with a finite (11) number of steps. The possible output voltages of the converter are V A5 , V A4 … V A1 . An output voltage step is defined by the difference between two consecutive voltages. Thus, to put symmetrical versus asymmetrical multi levels converter (AMLC), harmonic elimination control will be first analyzed and applied for both SMLC and AMLC. Then the control strategy will be presented and applied for both SMLC and AMLC too. Finally asymmetrical 11-levels optimization will be conjured up.
III.1Harmonic elimination method
In applications where the voltage magnitude and the frequency are relatively fixed, we are not in need of a modulated voltage [4] . In this case, the fundamental wave is sufficient for the voltage generation whose harmonic rate of distortion is weak. The harmonic elimination method consists in quantifying this reference voltage, in a given number of steps [5] . This modulation technical will be used to control symmetric multilevel inverter with five series-connected H-bridges. It consists in forming the output wave of the inverter of a succession of crenels of variable widths [5] . Generally, we use a wave which has a double symmetry compared to the quarter and the half-period. This wave is characterized by the number C of overlap per quarter of period and determines the width of the whole of the crenels. The angles of overlap are given in such way to eliminate certain harmonics. In the present study we were interested to eliminate the first harmonics (5, 7, 11, and 13). The fig.3 illustrates the waveforms and switching method of 11 levels cascade inverter. π − In general, the Fourier series expansion of the staircase output voltage waveform as shown in Fig. 2 . The output waveforms have a double symmetry compared to the quarter and the half-period thus the angles of conduction must satisfy the following condition: 2 0
The output voltage V AN is given by the voltage steps waveform such as the one depicted in fig.3 with 5 steps, the Fourier transform for this waveform is as follows:
where n= 1,3,5,7, … From (1), the magnitude of the Fourier coefficients when normalized with respect to E is as follows:
The modulation index is defined by : (5 ) cos (5 ) cos (5 ) cos (5 ) cos (5 ) 0 cos (7 ) cos (7 ) cos (7 ) cos (7 ) cos (7 ) 0 cos (11 ) cos (11 ) cos (11 ) cos (11 ) As shown in fig.6 and fig.7 , we note that: -With a symmetrical supply we obtain an output voltage which has 2*5+1 levels of output voltage peak to peak.
-The output voltage has a good harmonic distortion rate (THDv = 8.33%) with harmonics elimination (5, 7, 11, 13). of each cell mast be superior and higher than the 
III.3. H-bridge asymmetrical 11-levels optimization
To be able to realize the same performances then SMLC topology [ Fig. 1 (a) ] characterized by the same isolated DCVS E, 5 cells with identical switches, an AC output phase voltage V AN 11 levels; we opt and we choose H-bridge asymmetrical topologies with retreat number of cells (3) as follows : The output voltage and the THD are given by respectively fig.11 and fig.12 .
The 3 series cells AMLC the DCVS respectively E, 2E, 4E represent a supplementary degree of liberty which consist and permit to generate output phase voltage V AN 11 levels having the same THDv = 8.33% with a reduce cells number (3 cells). Table 1 shows the result before and after the optimization using the asymmetrical topology. This strategy obtains the same value of THDv (8.33%) using only 3 cells and 12 semiconductors. A complete analysis for 11-levels inverter has been presented and it is shown that a significant amount of THD reduction can be attained if all possible solution sets are computed. It has been shown that there are many possibilities to feed the partial H-bridge inverters to enhance the number of output voltage levels, without increasing the number of power switches [1, 4] . The cascade H-bridge asymmetrical 11-levels optimization is based on the choosing of different input voltages for each cell. This allows obtaining the maximum output resolution with the minimum number of cells. This distinction clearly shows two different fields of applications, high voltage inverters and high resolution inverters, which correspond respectively to symmetrical and asymmetrical multi levels inverters.
A new optimal switching control strategy for these latter inverters was proposed. This strategy obtains the optimal result in terms of harmonic rates of the output voltage and consequently in terms of switching losses.
